

HYUNDAI SEMICONDUCTOR

HY53C464

64K×4-Bit CMOS DRAM

M121202B-JAN92

T-46-23-17

DESCRIPTION


The HY53C464 is a high speed 65,536×4 bit CMOS dynamic random access memory. Fabricated with HYUNDAI CMOS technology, the HY53C464 offers a fast page mode for high data bandwidth, fast usable speed, CMOS standby current and, on request extended refresh for very low data retention power (HY53C464L).

All inputs and outputs are TTL compatible. Input and output capacitances are significantly lowered to allow increased system performance.

Fast page mode operation allows random access of up to 256(×4) bits within a row with cycle times as fast as 50 ns. Because of static circuitry, the $\overline{\text{CAS}}$ clock is not in the critical timing path. The flow-through column address latches allow address pipelining while relaxing many critical system timing requirements for fast usable speed. These features make the HY53C464 design is optimized suited for graphics, digital signal processing and high performance computing system.

The HY53C464L offers a maximum data retention power of 5 mW when operating in CMOS standby mode and performs RAS-only or $\overline{\text{CAS}}$ -before-RAS refresh cycles. This mode is entered by holding RAS at a voltage greater than $V_{DD}-0.2$ when it is inactive.

BLOCK DIAGRAM




FEATURES

- Low power dissipation for HY53C464L
 - Operating Current, 100ns : 50mA (max.)
 - TTL Standby Current : 2mA (max.)
 - CMOS Standby Current : 1mA (max.)
- Read-Modify-Write Capability
- $\overline{\text{RAS}}$ -only, Hidden, $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh Capability
- Fast Page Mode operation for a sustained data rate up to 20 MHz
- 256 Refresh cycles/4 ms
- High reliability 18 pin 300 mil P-DIP and 18 pin PLCC
- Fast access time and cycle time (ns)

	HY53C464-70	HY53C464-80	HY53C464-100	HY53C464-120
Max. $\overline{\text{RAS}}$ Access Time, t_{RAC}	70	80	100	120
Max. $\overline{\text{CAS}}$ Access Time, t_{CAC}	25	30	35	40
Min. Fast Page Mode Cycle Time, t_{FC}	50	55	65	75
Min. Cycle Time, t_{RC}	130	145	175	205

PIN CONNECTIONS



PIN NAMES

RAS	ROW ADDRESS STROBE
CAS	COLUMN ADDRESS STROBE
WE	WRITE ENABLE
OE	OUTPUT ENABLE
A ₀ -A ₇	ADDRESS INPUT
I/O ₀ -I/O ₃	DATA INPUT OUTPUT
V _{DD}	POWER (+5V)
V _{SS}	GROUND

HY53C464 65,536×4-Bit CMOS DRAM

T-46-23-17

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
T _A	Ambient Temperature Under Bias	0 to 70	°C
T _{STG}	Storage Temperature(Plastic)	-55 to 125	°C
V _{TERM}	Voltage on Any Pin Except V _{DD} Relative to V _{SS}	-1.0 to 7.0	V
V _{DD}	Voltage on V _{DD} Relative to V _{SS}	-1.0 to 7.0	V
I _{OUT}	Data Out Current	50	mA
P _T	Power Dissipation	1.0	W

NOTE :

1. Operation at or above Absolute Maximum Ratings can adversely affect device reliability.

DC CHARACTERISTICS

(T_A=0°C to 70°C, V_{DD}=5V±10%, V_{SS}=0V, unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS	SPEED	HY53C464		UNIT	NOTE
				MIN.	MAX.		
I _{LI}	Input Leakage Current(any input pin)	V _{SS} ≤ V _{IN} ≤ V _{DD}		—	10	μA	
I _{LO}	Output Leakage Current for High Impedance State	V _{SS} ≤ V _{OUT} ≤ V _{DD} R _{AS} , C _{AS} at V _{IH}		—	10	μA	
I _{DD1}	V _{DD} Supply Current, Operating	t _{RC} = t _{RC} (min.)	-70	—	70	mA	1,2
			-80	—	60		
			-10	—	50		
			-12	—	45		
I _{DD2}	V _{DD} Supply Current, TTL Standby	R _{AS} , C _{AS} at V _{IH} , other inputs ≥ V _{SS}	HY53C464	—	3	mA	
			HY53C464L	—	2		
I _{DD3}	V _{DD} Supply Current, R _{AS} -only Refresh	t _{RC} = t _{RC} (min.)	-70	—	70	mA	2
			-80	—	60		
			-10	—	50		
			-12	—	45		
I _{DD4}	V _{DD} Supply Current, Fast Page Mode	Minimum Cycle	-70	—	45	mA	1,2
			-80	—	40		
			-10	—	35		
			-12	—	30		
I _{DD5}	V _{DD} Supply Current, CMOS Standby	R _{AS} ≥ V _{DD} -0.2V, C _{AS} = V _{IH} , other inputs ≥ V _{SS}	HY53C464	—	2	mA	
			HY53C464L	—	1		
I _{DD6}	V _{DD} Supply Current, C _{AS} -Before-R _{AS} Refresh	t _{RC} = t _{RC} (min.)	-70	—	70	mA	2
			-80	—	60		
			-10	—	50		
			-12	—	45		
V _{IL}	Input Low Voltage(all inputs)			-1	0.8	V	
V _{IH}	Input High Voltage(all inputs)			2.4	V _{DD} +1	V	
V _{OL}	Output Low Voltage	I _{OL} = 4.2mA		—	0.4	V	
V _{OH}	Output High Voltage	I _{OH} = -5mA		2.4	—	V	

NOTES :

- I_{DD} is dependent upon output loading when the device output is selected. Specified I_{DD}(max.) is measured with the output open.
- I_{DD} is dependent upon the number of address transitions. Specified I_{DD}(max.) is measured with a maximum of two transitions per address cycle in Fast Page Mode.

HY53C464 65,536×4-Bit CMOS DRAM

T-46-23-17

AC CHARACTERISTICS

(T_A=0°C to 70°C, V_{DD}=5V±10%, V_{SS}=0V, unless otherwise noted.)

#	SYMBOL	PARAMETER	HY53C464-70		HY53C464-80		HY53C464-10		HY53C464-12		UNIT	NOTE
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
1	t _{RAS}	RAS Pulse Width	70	75K	80	75K	100	75K	120	75K	ns	
2	t _{RC}	Read or Write Cycle Time	130	—	145	—	175	—	205	—	ns	
3	t _{RP}	RAS Precharge Time	50	—	55	—	65	—	75	—	ns	
4	t _{CSH}	CAS Hold Time	70	—	80	—	100	—	120	—	ns	
5	t _{CAS}	CAS Pulse Width	25	—	30	—	35	—	40	—	ns	
6	t _{RCD}	RAS to CAS Delay	25	45	25	50	25	65	30	80	ns	1
7	t _{RCS}	Read Command Setup Time	0	—	0	—	0	—	0	—	ns	
8	t _{ASR}	Row Address Setup Time	0	—	0	—	0	—	0	—	ns	
9	t _{RAH}	Row Address Hold Time	15	—	15	—	15	—	20	—	ns	
10	t _{ASC}	Column Address Setup Time	0	—	0	—	0	—	0	—	ns	
11	t _{CAH}	Column Address Hold Time	15	—	15	—	20	—	25	—	ns	
12	t _{RSR(R)}	RAS Hold Time in Read Cycle	25	—	30	—	35	—	40	—	ns	
13	t _{CRP}	CAS to RAS Precharge Time	15	—	15	—	15	—	20	—	ns	
14	t _{RCH}	Read Command Hold Time Referenced to CAS	5	—	5	—	5	—	5	—	ns	2
15	t _{RRH}	Read Command Hold Time Referenced to RAS	5	—	5	—	5	—	5	—	ns	2
16	t _{ROH}	RAS Hold Time Referenced to OE	0	—	0	—	0	—	0	—	ns	
17	t _{OAC}	Access Time from OE	—	15	—	20	—	25	—	30	ns	
18	t _{CAC}	Access Time from CAS	—	25	—	30	—	35	—	40	ns	3,4
19	t _{RAC}	Access Time from RAS	—	70	—	80	—	100	—	120	ns	3,5,6
20	t _{AA}	Access Time from Column Address	—	35	—	40	—	45	—	55	ns	3,4,7
21	t _{LZ}	OE or CAS to Low-Z Output	0	—	0	—	0	—	0	—	ns	13
22	t _{HZ}	OE or CAS to High-Z Output	0	15	0	20	0	25	0	30	ns	13
23	t _{AR}	Column Address Hold Time from RAS	55	—	60	—	70	—	80	—	ns	
24	t _{RAD}	RAS to Column Address Delay Time	20	35	20	40	20	55	25	65	ns	8
25	t _{RSR(W)}	RAS Hold Time in Write Cycle	25	—	30	—	35	—	40	—	ns	
26	t _{CWL}	Write Command to CAS Lead Time	25	—	30	—	35	—	40	—	ns	
27	t _{WCS}	Write Command Setup Time	0	—	0	—	0	—	0	—	ns	9,10
28	t _{WCH}	Write Command Hold Time	15	—	15	—	20	—	25	—	ns	
29	t _{WP}	Write Pulse Width	15	—	15	—	20	—	25	—	ns	
30	t _{WCR}	Write Command Hold Time from RAS	55	—	60	—	70	—	80	—	ns	11
31	t _{RWL}	Write Command to RAS Lead Time	25	—	30	—	35	—	40	—	ns	
32	t _{DS}	Data In Setup Time	0	—	0	—	0	—	0	—	ns	11
33	t _{DH}	Data In Hold Time	15	—	15	—	20	—	25	—	ns	11
34	t _{WOH}	Write to OE Hold Time	20	—	20	—	25	—	30	—	ns	11
35	t _{OED}	OE to Data Delay Time	20	—	25	—	30	—	35	—	ns	11
36	t _{RWC}	Read-Modify-Write Cycle Time	195	—	225	—	265	—	305	—	ns	
37	t _{RRW}	Read-Modify-Write Cycle, RAS Pulse Width	125	—	145	—	175	—	205	—	ns	
38	t _{CWD}	CAS to WE Delay	50	—	60	—	70	—	80	—	ns	9

HY53C464 65,536×4-Bit CMOS DRAM

T-46-23-17

#	SYMBOL	PARAMETER	HY53C464-70		HY53C464-80		HY53C464-10		HY53C464-12		UNIT	NOTE
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
39	t _{RWD}	$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay in Read-Modify-Write Cycle	95	—	110	—	135	—	160	—	ns	9
40	t _{CRW}	$\overline{\text{CAS}}$ Pulse Width(RMW)	80	—	95	—	110	—	125	—	ns	
41	t _{AWD}	Column Address to $\overline{\text{WE}}$ Delay	60	—	70	—	80	—	85	—	ns	9
42	t _{PC}	Fast Page Mode Read or Write Cycle Time	50	—	55	—	65	—	75	—	ns	
43	t _{CP}	$\overline{\text{CAS}}$ Precharge Time	15	—	15	—	20	—	25	—	ns	
44	t _{RAL}	Column Address to $\overline{\text{RAS}}$ Lead Time	35	—	40	—	45	—	55	—	ns	
45	t _{CAP}	Access Time from Column Precharge	—	45	—	50	—	55	—	65	ns	4
46	t _{DHR}	Data In Hold Time Referenced to $\overline{\text{RAS}}$	55	—	60	—	70	—	80	—	ns	
47	t _{CSR}	$\overline{\text{CAS}}$ Setup time, $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh	10	—	10	—	10	—	10	—	ns	
48	t _{RPC}	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Precharge Time	0	—	0	—	0	—	0	—	ns	
49	t _{CHR}	$\overline{\text{CAS}}$ Hold Time $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ Refresh	20	—	25	—	30	—	40	—	ns	
50	t _{PCM}	Fast Page Mode Read-Modify-Write Cycle Time	105	—	120	—	140	—	165	—	ns	
51	t _T	Transition Time(Rise and Fall)	3	25	3	25	3	25	3	25	ns	12
52	t _{RI}	Refresh Interval(256 Cycles)	—	4	—	4	—	4	—	4	ms	14

NOTES:

- t_{RC}(max.) is specified for reference only. Operation within t_{RC}(max.) limits insures that t_{RAC}(max.) and t_{AA}(max.) can be met. If t_{RC} is greater than the specified t_{RC}(max.), the access time is controlled by t_{AA} and t_{CAC}.
- Either t_{RRH} or t_{RCH} must be satisfied for a read cycle to occur.
- Measured with a load equivalent to two TTL inputs and 100 pF.
- Access time is determined by the longer of t_{AA}, t_{CAC} or t_{CAP}.
- Assumes that t_{RAD} ≤ t_{AD}(max.). If t_{AD} is greater than t_{AD}(max.), t_{RAC} will increase by the amount that t_{AD} exceeds t_{AD}(max.).
- Assumes that t_{RC} ≤ t_{RC}(max.). If t_{RC} is greater than t_{RC}(max.), t_{RAC} will increase by the amount that t_{RC} exceeds t_{RC}(max.).
- Assumes that t_{AD} ≥ t_{AD}(max.).
- Operation within the t_{AD}(max.) limit ensures that t_{RAC}(max.) can be met. t_{AD}(max.) is specified as a reference point only. If t_{AD} is greater than the specified t_{AD}(max.) limit, the access time is controlled by t_{AA} and t_{CAC}.
- t_{WCS}, t_{RWD}, t_{AWD} and t_{CWD} are no restrictive operating parameters.
- t_{WCS}(min.) must be satisfied in an Early Write Cycle.
- t_{DS} and t_{DH} are referenced to the latter occurrence of $\overline{\text{CAS}}$ or $\overline{\text{WE}}$.
- t_T is measured between V_{IH}(min.) and V_{IL}(max.). AC-measurements assume t_T=5ns.
- Assumes a three-state test load(5 pF and a 380 Ohm Thevenin equivalent)
- An initial 200μs pause and 8 $\overline{\text{RAS}}$ -containing cycles are required when exiting an extended period of bias without clocks. An extended period of time without clocks is defined as one that exceeds the specified Refresh Interval.

CAPACITANCE⁽¹⁾(T_A=25°C, V_{DD}=5V±10%, V_{SS}=0V, unless otherwise noted.)

SYMBOL	PARAMETER	TYP.	MAX.	UNIT
C _{IN1}	Address, D _{IN}	—	6	pF
C _{IN2}	$\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$	—	8	pF
C _{OUT}	D _{OUT}	—	8	pF


NOTES:

- Capacitance is measured at the worst case of voltage levels with a programmable capacitance meter.

TIMING DIAGRAMS


T-46-23-17

READ CYCLE



3


EARLY WRITE CYCLE




HY53C464 65,536×4 Bit CMOS DRAM

T-46-23-17

OE CONTROLLED WRITE CYCLE




READ-MODIFY-WRITE CYCLE




T-46-23-17

FAST PAGE MODE READ CYCLE



3


FAST PAGE MODE WRITE CYCLE



HY53C464 65,536 × 4-Bit CMOS DRAM


T-46-23-17

FAST PAGE MODE READ-MODIFY-WRITE CYCLE




T-46-23-17

RAS-ONLY REFRESH CYCLE



CAS-BEFORE-RAS REFRESH CYCLE




3


HY53C464 65,536×4-Bit CMOS DRAM

T-46-23-17

HIDDEN REFRESH CYCLE (READ)




HIDDEN REFRESH CYCLE (WRITE)




HY53C464 65,536×4-Bit CMOS DRAM

T-46-23-17


CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE



READ CYCLE



WRITE CYCLE



HY53C464 65,536×4-Bit CMOS DRAM

T-46-23-17

FUNCTIONAL DESCRIPTION

The HY53C464 is a CMOS dynamic RAM optimized for high data bandwidth, low power applications. It is functionally similar to a traditional dynamic RAM. The HY53C464 reads and writes data by multiplexing a 16-bit address into a 8-bit row and a 8-bit column address. The row address is latched by the Row Address Strobe ($\overline{\text{RAS}}$). The column address flows through an internal address buffer and is latched by the Column Address Strobe ($\overline{\text{CAS}}$). Because access time is primarily dependent on a valid column address rather than the precise time that the $\overline{\text{CAS}}$ edge occurs, the delay time from $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ has little effect on the access time.

MEMORY CYCLE

A memory cycle is initiated by bringing $\overline{\text{RAS}}$ low. Any memory cycle, once initiated, must not be ended or aborted before the minimum t_{RAS} time has expired. This ensures proper device operation and data integrity. A new cycle must not be initiated until the minimum pre-charge time $t_{\text{RP}}/t_{\text{CP}}$ has elapsed.

READ CYCLE

A read cycle is performed by holding the Write Enable ($\overline{\text{WE}}$) signal high during a $\overline{\text{RAS}}/\overline{\text{CAS}}$ operation. The column address must be held for a minimum specified by t_{AR} . Data out becomes valid only when t_{OAC} , t_{AA} and t_{CAC} are all satisfied. As a result, the access time is dependent on the timing relationships between these parameters. For example, the access time is limited by t_{AA} when t_{RAC} , t_{CAC} and t_{OAC} are all satisfied.

WRITE CYCLE

A write cycle is performed by taking $\overline{\text{WE}}$ and $\overline{\text{CAS}}$ low during a $\overline{\text{RAS}}$ operation. The column address is latched by $\overline{\text{CAS}}$. The write can be $\overline{\text{WE}}$ controlled or $\overline{\text{CAS}}$ controlled depending on whether $\overline{\text{WE}}$ or $\overline{\text{CAS}}$ falls later. Consequently, the input data must be valid at or before the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever oc-

curs last. In the $\overline{\text{CAS}}$ -controlled write cycle when the leading edge of $\overline{\text{WE}}$ occurs prior to the $\overline{\text{CAS}}$ low transition, the I/O data pins will be in the High-Z state at the beginning of the write function. Ending the write $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ will maintain the output in the High-Z state.

In the $\overline{\text{WE}}$ controlled write cycle, $\overline{\text{OE}}$ must be in the high state and t_{OED} must be satisfied.

REFRESH CYCLE

To retain data, 256 refresh cycles are required in each 4 ms period. There are two ways to refresh the memory.

1. By clocking each of the 256 row addresses (A_0 through A_7) with $\overline{\text{RAS}}$ at least once every 4ms. Any read, write, read-modify-write or $\overline{\text{RAS}}$ -only cycle refreshes the addressed row.
2. Using a $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh cycle. If $\overline{\text{CAS}}$ makes a transition from low to high to low after the previous cycle and before $\overline{\text{RAS}}$ falls, $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh is activated. The HY53C464 will use the output of an internal 8-bit counter as the source of row addresses and ignore external address inputs. $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ is a "refresh-only" mode and no data access or device selection is allowed. Thus, the output will remain in the High-Z state during the cycle. A $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ counter test mode is provided to ensure reliable operation of the internal refresh counter.

DATA RETENTION MODE

The HY53C464 offers a CMOS standby mode that is entered by causing the $\overline{\text{RAS}}$ clock to swing between a valid V_{IL} and an "extra high" V_{IH} within 0.2V of V_{DD} . While the $\overline{\text{RAS}}$ clock is at the "extra high" level, the HY53C464 power consumption is reduced to the low I_{DDs} level. Overall I_{DD} consumption when operating in this mode can be calculated as follows:

$$I = \frac{(t_{\text{RC}}) \times (I_{\text{active}}) + (t_{\text{RX}} - t_{\text{RC}}) \times (I_{\text{DDs}})}{t_{\text{RX}}}$$

Where t_{RC} = Refresh Cycle Time
 t_{RX} = Refresh Interval/256

HY53C464 65,536×4 Bit CMOS DRAM

T-46-23-17

FAST PAGE MODE OPERATION

Fast page mode operation permits all 256 columns within a selected row of the device to be randomly accessed at a high data rate. Maintaining $\overline{\text{RAS}}$ low while performing successive $\overline{\text{CAS}}$ cycles retains the row address internally and eliminates the need to reapply it for each cycle. The column address buffer acts as a transparent or flow-through latch while $\overline{\text{CAS}}$ is high. Thus, access begins from the occurrence of a valid column address rather than from the falling edge of $\overline{\text{CAS}}$, eliminating t_{ASC} and t_{T} from the critical timing path. $\overline{\text{CAS}}$ latches the address into the column address buffer and acts as an output enable.

During fast page mode operation, read, write, read-modify-write, or read-write-read cycles are possible at random addresses within a row. Following the initial entry cycle into fast page mode, access is t_{AA} or t_{CAP} controlled. If the column address is valid prior to the rising edge of $\overline{\text{CAS}}$, the access time is referenced to the $\overline{\text{CAS}}$ rising edge. (Specified by t_{CAP} as shown in figure 1). If the column address is valid after the rising $\overline{\text{CAS}}$ edge, access is timed from the occurrence of the valid address and is specified by t_{AA} . In both cases, the falling edge of $\overline{\text{CAS}}$ latches the address and enable the output.

Fast page mode provides a sustained data rate of over 20 MHz for applications that require high data rates such as bit-mapped graphics or highspeed signal processing. The following equation can be used to calculate the maximum data rate:

$$\text{Data Rate} = \frac{256}{t_{\text{RC}} + 255 \times t_{\text{RC}}}$$

DATA OUTPUT OPERATION

The HY53C464 input/output is controlled by $\overline{\text{OE}}$, $\overline{\text{CAS}}$, $\overline{\text{WE}}$ and $\overline{\text{RAS}}$. A $\overline{\text{RAS}}$ low transition enables the transfer of data to and from the selected row address in the memory array. A $\overline{\text{RAS}}$ high transition disables data transfer and latches the output data if the output is enabled. After a memory cycle is initiated with a $\overline{\text{RAS}}$ low transition, a $\overline{\text{CAS}}$ low transition or $\overline{\text{CAS}}$ low level enables the internal I/O path. A $\overline{\text{CAS}}$ high transition or a $\overline{\text{CAS}}$ high level disables the I/O path and the output driver if it is enabled. A $\overline{\text{CAS}}$ low transition while $\overline{\text{RAS}}$ is high has no effect on the I/O data path or on the output drivers. The output drivers, when otherwise enabled, can be disabled by holding $\overline{\text{OE}}$ high. The $\overline{\text{OE}}$ signal has no effect on any data stored in the output latches. A $\overline{\text{WE}}$ low level can also disable the output drivers when $\overline{\text{CAS}}$ is low. During a write cycle, if $\overline{\text{WE}}$ goes low at a time in relationship to $\overline{\text{CAS}}$ that would normally cause the outputs to be active, it is necessary to use $\overline{\text{OE}}$ to disable the output drivers prior to the $\overline{\text{WE}}$ low transition to allow data in setup time (t_{DS}) to be satisfied.

POWER ON

After application of the V_{DD} an initial pause of 200 μs is required followed by a minimum of 8 initialization cycles (any combination of cycles containing a $\overline{\text{RAS}}$ clock). Eight initialization cycles are required after extended periods of bias without clocks (greater than the Refresh Interval).

During power on, the V_{DD} current requirement of the HY53C464 is dependant on the input levels of $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$. If $\overline{\text{RAS}}$ is low during power on, the device will go into an active cycle and I_{DD} will exhibit current transients. It is recommended that $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ track with V_{DD} or be held at a valid V_{IH} during power on to avoid current surges.


HY53C464 65,536×4-Bit CMOS DRAM

T-46-23-17

TABLE 1. DATA OUTPUT OPERATION FOR VARIOUS CYCLE TYPES

CYCLE TYPE	DOUT STATE
Read Cycle	Data from Addressed Memory Cell
CAS-Controlled Write Cycle(Early Write)	High-Z
WE-Controlled Write Cycle(Late Write)	OE Controlled, High OE=High-Z I/O
Read-Modify-Write Cycle	Data from Addressed Memory Cell
Fast Page Mode Read Cycle	Data from Addressed Memory Cell
Fast Page Mode Read-Modify-Write Cycle	Data from Addressed Memory Cell
RAS-only Refresh Cycle	High-Z
CAS-Before-RAS Refresh Cycle	Data Remains as in Previous Cycle
CAS-only Cycle	High-Z

FIGURE 1. FAST PAGE MODE ACCESS TIME DETERMINATION




HY53C464 65,536×4-Bit CMOS DRAM

T-46-23-17

PACKAGE INFORMATION

• 18 PIN PLASTIC DUAL IN LINE PACKAGE-300 MIL



3

• 18 PIN PLASTIC LEADED CHIP CARRIER - 330 MIL

